



Logical Effort:	Outline
<section-header><section-header><section-header><section-header><section-header></section-header></section-header></section-header></section-header></section-header>	<ul> <li>Introduction</li> <li>Delay in a Logic Gate</li> <li>Multi-stage Logic Networks</li> <li>Choosing the Best Number of Stages</li> <li>Example</li> <li>Asymmetric &amp; Skewed Logic Gates</li> <li>Circuit Families</li> <li>Summary</li> </ul>
	Logical Effort David Harris Page 2 of 56
Introduction	Example
Introduction         Chip designers face a bewildering array of choices.         What is the best circuit topology for a function?         How large should the transistors be?         How many stages of logic give least delay?         Logical Effort is a method of answering these questions:         Uses a very simple model of delay         Back of the envelope calculations and tractable optimization         Gives new names to old ideas to emphasize remarkable symmetries         Who cares about logical effort?         Circuit designers waste too much time simulating and tweaking circuits	Example         Ben Bitdiddle is the memory designer for the Motoroil 68W86, an embedded processor for automotive applications. Help Ben design the decoder for a register file:         Decoder specification:       a<3:0> a<3:0> a<3:0> 32 bits         Decoder specification:       b         16 word register file       Register File         Each word is 32 bits wide       b         Each bit presents a load of 3 unit-sized transistors       True and complementary inputs of address bits a<3:0> are available         Each input may drive 10 unit-sized transistors       Ben needs to decide:         How many stages to use?       How many stages to use?








# **Computing Logical Effort**





# A Catalog of Gates

### Table 1: Logical effort of static CMOS gates


Gata turna	Number of inputs					
Gate type	1	2	3	4	5	n
inverter	1					
NAND		4/3	5/3	6/3	7/3	( <i>n</i> +2)/3
NOR		5/3	7/3	9/3	11/3	(2 <i>n</i> +1)/3
multiplexer		2	2	2	2	2
XOR, XNOR		4	12	32		


### Table 2: Parasitic delay of static CMOS gates

Logical


	Gate type	Parasitic delay		
	inverter	p <sub>inv</sub>	p <sub>inv</sub> ≈ 1	
	n-input NAND	np <sub>inv</sub>	parasitic delay depend on dif	/S fusion
	<i>n</i> -input NOR	np <sub>inv</sub>	capacitance	เนอเบเไ
	<i>n</i> -way multiplexer	2np <sub>inv</sub>		
	2-input XOR, XNOR	4np <sub>inv</sub>		
Effort	David Ha	rris	Page 9 of 56	


Estimate the frequence	cy of an <i>N</i> -stage ring oscillator:	
Logical Effort:	<i>g</i> = 1	
Electrical Effort:	$h = \frac{C_{out}}{C_{in}} = 1$	
Parasitic Delay:	$p = p_{inv} \approx 1$	
Stage Delay:		A 31 stage ring oscillator in a
Oscillator Frequency:	$F = \frac{1}{2Nd_{abs}} = \frac{1}{4N\tau}$	0.18 μm process oscillates at about 670 MHz.











### Delay in Multi-stage Networks

We can now compute the delay of a multi-stage network:

Path Effort Delay:

 $D_F = \sum f_i$ 

 $P = \sum p_i$ 

Path Parasitic Delay:

Path Delay:

 $D = \sum d_i = D_F + P$ 

We can prove that delay is minimized when each stage bears the same effort:

$$\hat{f} = g_i h_i = F^{1/N}$$

Therefore, the minimum delay of an *N*-stage path is:

 $NF^{1/N}$ +

☐ This is a key result of logical effort. Lowest possible path delay can be found without even calculating the sizes of each gate in the path.



# **Determining Gate Sizes**

Gate sizes can be found by starting at the end of the path and working backward.

At each gate, apply the capacitance transformation:


$$C_{in_i} = \frac{C_{out_i} \bullet g_i}{\hat{f}}$$


Check your work by verifying that the input capacitance specification is satisfied at the beginning of the path.

Logical Effort


David Harris

Page 16 of 56







# **Outline** □ Introduction Delay in a Logic Gate Multi-stage Logic Networks **Choosing the Best Number of Stages** $\Box$ Example Asymmetric & Skewed Logic Gates **Circuit Families** Summary David Harris Page 18 of 56 Logical Effort





# **Derivation of the Best Number of Stages**


Suppose we can add inverters to the end of a path without changing its function.  $\Box \text{ How many stages should we use? Let } \hat{N} \text{ be the value of N for least delay.}$   $\Box \text{ Logic Block:} \quad N \text{-} n_1 \text{ extra inverters}$   $\Box \text{ Path effort } P \quad P \text{-} P \text{-$ 














# **Example: Alternative Decoders**

#### Table 3: Comparison of Decoder Designs

Design	Stages	G	Р	D
NAND4; INV	2	2	5	29.8
INV; NAND4; INV	3	2	6	22.1
INV; NAND4; INV; INV	4	2	7	21.1
NAND2; INV; NAND2; INV	4	16/9	6	19.7
INV; NAND2; INV; NAND2; INV	5	16/9	7	20.4
NAND2; INV; NAND2; INV; INV; INV	6	16/9	8	21.6
INV; NAND2; INV; NAND2; INV; INV; INV	7	16/9	9	23.1
NAND2; INV; NAND2; INV; INV; INV; INV; INV	8	16/9	10	24.8

We underestimated the best number of stages by neglecting the logical effort.

- Logical effort facilitates comparing different designs before selecting sizes
- Using more stages also reduces G and P by using multiple 2-input gates
- Our design was about 10% slower than the best


#### Logical Effort


David Harris

Page 26 of 56

# **Outline** □ Introduction Delay in a Logic Gate Multi-stage Logic Networks Choosing the Best Number of Stages Example **Asymmetric & Skewed Logic Gates Circuit Families** □ Summary Logical Effort **David Harris** Page 27 of 56

### **Asymmetric Gates** Asymmetric logic gates favor one input over another. Example: suppose input A of a NAND gate is most critical. Select sizes so pullup and pulldown still match unit inverter Place critical input closest to output a Logical Effort on input A: $g_A =$ Logical Effort on input B: $g_{B} =$ Total Logical Effort: $g_{tot} = g_A + g_B$ David Harris Logical Effort Page 28 of s










Skewed gates favor one edge over the other.


Example: suppose rising output of inverter is most important.

Downsize noncritical NMOS transistor to reduce total input capacitance









# **Pseudo-NMOS**

Pseudo-NMOS gates replace fat PMOS pullups on inputs with a resistive pullup.

- Resistive pullup must be much weaker than pulldown stack (e.g. 4x)
- Reduces logical effort because inputs must only drive the NMOS transistors
- However, NMOS current reduced by contention with pullup  $\Box$
- Unequal rising and falling efforts
- Quiescent power dissipation when output is low


Example: Pseudo-NMOS inverter


- Image: Logical Effort for falling (down) output: $g_d =$ Image: Logical Effort for rising (up) output: $g_u =$
- Average Logical Effort:

Logical Effort

 $g_{avg} = (g_{\mu} + g_{d})/2$ 







### **Dynamic Logic**

Dynamic logic replace fat PMOS pullups on inputs with a clocked precharge.

- Reduces logical effort because inputs must only drive the NMOS transistors
- Eliminates pseudo-NMOS contention current and power dissipation
- Critical pulldown ("evaluation") delay independent of precharge size

Example: Footless dynamic inverter


 $\begin{array}{c} \bullet - \bigcirc \begin{bmatrix} 1 \\ 1 \\ \bullet - \end{matrix} \\ a - \bigcirc \begin{bmatrix} 1 \\ 1 \\ 1 \end{bmatrix} \\ 1 \end{bmatrix}$ 

Page 55 of 56

 $\Box$  Logical Effort for falling (down) output:  $g_d = 1/3$ 

Robust gates may require keepers and clocked pulldown transistors ("feet").

- Feet prevent contention during precharge but increase logical effort
- $\hfill\square$  Weak keepers prevent floating output at cost of slight contention during eval



Inverter

**Dynamic Gates** 

NAND2

**∮** –( ˆ


NOR<sub>2</sub>

 $g_{d} = 1/3$ 

 $g_{d} = 2/3$ 

Page 37 of 56

Logical Effort



### **Comparison of Circuit Families**

#### Assumptions:

- PMOS transistors have half the drive of NMOS transistors
- Skewed gates downsize noncritical transistors by factor of two
- Pseudo-NMOS gates have 1/4 strength pullups


### **Table 4: Summary of Logical Efforts**

Circuit Style	Inverter g		n-input NAND g		n-input NOR g	
Circuit Style	g <sub>u</sub>	9 <sub>d</sub>	gu	9 <sub>d</sub>	g <sub>u</sub>	9 <sub>d</sub>
Static CMOS	-	1	(n+2)/3		(2n+1)/3	
HI-Skew	5/6	5/3	(n/2+2)/3	(n+4)/3	(2n+.5)/3	(4n+1)/3
LO-Skew	4/3	2/3	2(n+1)/3	(n+1)/3	2(n+1)/3	(n+1)/3
Pseudo-NMOS	4/3	4/9	4n/3	4n/9	4/3	4/9
Footed Dynamic	2/3		(n+1)/3		2/3	
Footless Dynamic	1/3		n/3		1/3	

Adjust these numbers as you change your assumptions.



	Outline		
	Introduction Delay in a Logic Gate Multi-stage Logic Networks Choosing the Best Number of Stages Example Asymmetric & Skewed Logic Gates Circuit Families Summary		
Logi	cal Effort David Harris	Page 40 of 56	



# **Limitations of Logical Effort**

Logical effort is not a panacea. Some limitations include:

□ Chicken & egg problem

how to estimate G and best number of stages before the path is designed


Simplistic delay model neglects effects of input slopes

#### □ Interconnect

iteration required in designs with branching and non-negligible wire C or RC same convergence difficulties as in synthesis / placement problem

### □ Maximum speed only

optimizes circuits for speed, not area or power under a fixed speed constraint




# Conclusion Logical effort is a useful concept for thinking about delay in circuits: Facilitates comparison of different circuit topologies Easily select gate sizes for minimum delay Circuits are fastest when effort delays of each stage are equal and about 4 Path delay is insensitive to modest deviations from optimal sizes Logic gates can be skewed to favor one input or edge at the cost of another Logical effort can be applied to domino, pseudo-NMOS, and other logic families Logical effort provides a language for engineers to discuss why circuits are fast. Like any language, requires practice to master A book on Logical Effort is available from Morgan Kaufmann Publishers □ http://www.mkp.com/Logical Effort Discusses P/N ratios, gate characterization, pass gate logic, forks, wires, etc.


**David Harris** 


Logical Effort





















# **Example: Number of Stages** How many stages should Ben use? Effort of decoders is dominated by electrical and branching portions $H = \frac{32 \bullet 3}{10} = 9.6$ Electrical Effort: Branching Effort: B = 8 because each address input controls half the outputs If we neglect logical effort, Path Effort: $F = GBH = 8 \bullet 9.6 = 76.8$ Remember that the best stage effort is about $\rho = 4$ $\square$ Hence, the best number of stages is: $N = \log_{a} 76.8 = 3.1$ Let's try a 3-stage design Logical Effort **David Harris** Page 50 of 56





Skewed gates favor one edge over the other.

Example: suppose rising output of inverter is most important.

Downsize noncritical NMOS transistor to reduce total input capacitance

